Torna ai risultati
Scheda bibliografica · Consultazione e accesso
Artículo de revista

MRAM-Based Analog Computing-In-Memory Macro With Reconfigurable In-Memory Reference ADC

Kyung Min Lee et al · IEEE · 2026

Accesso aperto disponibile
Lettura rapida. Controlla i dati essenziali della risorsa e accedi al contenuto con il pulsante principale. La scheda mostra solo le informazioni necessarie per identificare, citare e aprire l’opera.
Pubblicazione seriale

3PS-RAN: A Real-Time Framework for Securing the O-RAN RACH Against DDoS Attacks Toward NextG

Questa pubblicazione seriale contiene 172 contenuti correlati.

Accesso alla risorsa

Apri il contenuto dall’opzione principale o scegli un’altra fonte disponibile.

DOAJ DOAJ Articles
Entrar por DOAJ
Accesso principale

Accesso aperto disponibile

Recurso identificado como acceso abierto, sin confirmar automáticamente si es texto completo directo.
Apri risorsa

Riepilogo

Descripción general del contenido del recurso.

A compact <inline-formula> <tex-math notation="LaTeX">$64\times 64$ </tex-math></inline-formula> magnetic RAM (MRAM)-based analog computing-in-memory (ACIM) macro is presented, co-optimizing in-memory techniques to overcome the inherently small read margin of MRAM-based ACIM. Based on a single word-line and dual bit-lines weight configuration, two key features are developed. The first is in-memory calibration that utilizes the array itself to mitigate sense amplifier (SA) mismatches without additional circuitry, while the proposed counter-based scheme is designed to enable efficient built-in self-calibration with minimal digital overhead. The other technique is a reconfigurable in-memory reference ADC, which generates 2-bit outputs using only a single SA by leveraging programmable reference arrays with reconfigurable levels. The macro achieves high energy efficiency, area-normalized throughput, and inference accuracy on CIFAR-10: 121.9 1b-TOPS/W, 115.1 1b-TOPS/mm2, and 84.61% for the 1b input/weight/output case, and 27.3 1b-TOPS/W, 23.2 1b-TOPS/mm2, and 90.48% for the 2b input, 3b weight, and 6b output cases, respectively. By leveraging in-memory techniques to minimize peripheral overhead, this work demonstrates that practical and scalable multi-bit ACIM can be realized with high energy and area efficiency.

Come citare

Elegí el formato que necesitás y copiá la referencia al portapapeles.

APA 7

al, K. M. L. E. (2026). MRAM-Based Analog Computing-In-Memory Macro With Reconfigurable In-Memory Reference ADC. https://doi.org/10.1109/ACCESS.2026.3682713

MLA

al, Kyung Min Lee et. "MRAM-Based Analog Computing-In-Memory Macro With Reconfigurable In-Memory Reference ADC." 2026. https://doi.org/10.1109/ACCESS.2026.3682713.

Chicago

al, Kyung Min Lee et. 2026. "MRAM-Based Analog Computing-In-Memory Macro With Reconfigurable In-Memory Reference ADC.". https://doi.org/10.1109/ACCESS.2026.3682713.

Harvard

al, K. M. L. E. 2026, MRAM-Based Analog Computing-In-Memory Macro With Reconfigurable In-Memory Reference ADC, IEEE, available at: https://doi.org/10.1109/ACCESS.2026.3682713 [Accessed 9 Aug. 2026].

Condividi e stampa

Salva la scheda, copia il link permanente o stampala in PDF.

Esporta riferimento

Esporta il record nei formati più comuni per usarlo con un gestore bibliografico.

Dettagli della risorsa

Informazioni bibliografiche utili per verificare che sia il materiale corretto.

Titolo
MRAM-Based Analog Computing-In-Memory Macro With Reconfigurable In-Memory Reference ADC
Autore / collaboratori
Kyung Min Lee et al
Editore
IEEE
Anno di pubblicazione
2026
ISSN
2169-3536
ISSN
2169-3536
Lingua
Inglés

Soggetti

Esplora risorse correlate a partire da questi soggetti.

Copiato