← Volver a resultados
Ficha bibliográfica · Consulta y acceso
Artículo

Graded-Gap Technology Formatting of High-Speed GaAs – Transistor Structures as the Basis for Modern of Large Integrated Circuits

S. P. Novosyadlyy et al · Vasyl Stefanyk Carpathian National University · 2016

Acceso abierto al texto completo
Lectura rápida. Revisá los datos básicos del recurso y luego accedé al contenido desde el botón principal. En esta ficha solo se muestra la información necesaria para identificar la obra, citarla y abrirla.

Acceso al recurso

Entrá al contenido desde la opción principal o elegí otra fuente disponible.

Acceso principal

Acceso abierto al texto completo

Texto completo identificado como acceso abierto.
Abrir texto

Resumen

Descripción general del contenido del recurso.

<span>Reducing the size of silicon devices is accompanied by an increase in the effective rate of electrons, decrease transit time and the transition to a ballistic work. Power consumption is reduced too. Formation of large integrated circuits structures on Si-homotransition reduces their frequency range and performance. Nowadays proposed several new types of devices and technologies forming of large integrated circuits structures that based on high speeds and mobility of electrons in GaAs, and small size structures. These include, for example, the heterostructure field-effect transistors on a segmented doping, bipolar transistors with wide-emitter, transistor with soulful base, vertical ballistic transistors, devices with flat-doped barriers and hot electron transistors as element base of modern high-speed large integrated circuits. In this article we consider graded-gap technology formatting as bipolar and field-effect transistors, which are the basis of modern high-speed of large integrated circuits structures.</span>

Cómo citar

Elegí el formato que necesitás y copiá la referencia al portapapeles.

APA 7

al, S. P. N. E. (2016). Graded-Gap Technology Formatting of High-Speed GaAs – Transistor Structures as the Basis for Modern of Large Integrated Circuits. https://doi.org/10.15330/pcss.16.1.221-229

MLA

al, S. P. Novosyadlyy et. "Graded-Gap Technology Formatting of High-Speed GaAs – Transistor Structures as the Basis for Modern of Large Integrated Circuits." 2016. https://doi.org/10.15330/pcss.16.1.221-229.

Chicago

al, S. P. Novosyadlyy et. 2016. "Graded-Gap Technology Formatting of High-Speed GaAs – Transistor Structures as the Basis for Modern of Large Integrated Circuits.". https://doi.org/10.15330/pcss.16.1.221-229.

Harvard

al, S. P. N. E. 2016, Graded-Gap Technology Formatting of High-Speed GaAs – Transistor Structures as the Basis for Modern of Large Integrated Circuits, Vasyl Stefanyk Carpathian National University, available at: https://doi.org/10.15330/pcss.16.1.221-229 [Accessed 29 Jun. 2026].

Compartir e imprimir

Guardá la ficha, copiá su enlace permanente o imprimila como PDF.

Exportar referencia

Si usás un gestor bibliográfico, podés exportar el registro en los formatos más comunes.

Detalles del recurso

Información bibliográfica útil para confirmar que se trata del material correcto.

Título
Graded-Gap Technology Formatting of High-Speed GaAs – Transistor Structures as the Basis for Modern of Large Integrated Circuits
Autor / colaboradores
S. P. Novosyadlyy et al
Editorial
Vasyl Stefanyk Carpathian National University
Año de publicación
2016
ISSN
1729-4428
ISSN
1729-4428
Idioma
eng
Copiado