Metrics for FIR Filters based on distributed arithmetic in FPGA

In this paper, metrics regarding different architectures for distributed arithmetic based FIR filters in FPGA are presented. Main filter parameters are described as well as diverse design techniques applied: pipelining, bit-serial, digit-serial y bit-parallel. Each filter description was written in VHDL at RTL level. For achieving this goal no relative location (rloc) technique was used what redounds on more generic and expensive designs than those available through Core Generator tool. Implementation has been carried out over FPGAs belonging to Xilinx Virtex II family. Eje: IV - Workshop de procesamiento distribuido y paralelo Red de Universidades con Carreras en Informática (RedUNCI)