Back to results
Bibliographic record · Consultation and access
Artículo

Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression

Choi Ju Won et al · Wiley · 2025

Open access available
Quick overview. Review the resource’s basic details, then access the content using the main button. This page shows only the information needed to identify, cite, and open the work.
Serial publication

3-D near-field imaging of guided modes in nanophotonic waveguides

This serial publication contains 146 related contents.

Resource access

Open the content from the main option or choose another available source.

DOAJ DOAJ Articles
Entrar por DOAJ
Main access

Open access available

Recurso identificado como acceso abierto, sin confirmar automáticamente si es texto completo directo.
Open resource

Summary

Descripción general del contenido del recurso.

Optical pulses are essential as information carriers, for driving nonlinear light sources, imaging, the study of attosecond science and 3D printing. In many applications, short pulses are needed. For example, the resolution of imaging methods which utilize short pulses is limited by the temporal width of the pulses, as is the capacity of time division multiplexed data. The temporal compression of optical pulses is an important approach to achieving ultrashort pulses. With the widespread proliferation of silicon photonics and their use in a multitude of applications, an integrated, CMOS-compatible approach for pulse compression would allow its seamless integration with other photonic integrated circuits. In this work, we experimentally demonstrate silicon-based pulse compression fabricated in a CMOS foundry. The first technique utilizes two stages, one for generating self-phase modulation through the Kerr nonlinearity in silicon, and the second for temporal synchronization of the new wavelengths. The second technique leverages Bragg soliton-effect temporal compression. We experimentally demonstrate temporal compression of up to 3.6× and good agreement with numerical calculations. This work represents efficient silicon-on-insulator devices for temporal compression realized using a wafer-scale CMOS foundry process and may therefore be mass manufactured and integrated seamlessly with other photonic and electronic circuits.

How to cite

Elegí el formato que necesitás y copiá la referencia al portapapeles.

APA 7

al, C. J. W. E. (2025). Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression. https://doi.org/10.1515/nanoph-2025-0481

MLA

al, Choi Ju Won et. "Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression." 2025. https://doi.org/10.1515/nanoph-2025-0481.

Chicago

al, Choi Ju Won et. 2025. "Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression.". https://doi.org/10.1515/nanoph-2025-0481.

Harvard

al, C. J. W. E. 2025, Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression, Wiley, available at: https://doi.org/10.1515/nanoph-2025-0481 [Accessed 7 Aug. 2026].

Share and print

Save the record, copy its permanent link, or print it as a PDF.

Export reference

You can export the record in common formats for use in a reference manager.

Resource details

Bibliographic information to help confirm that this is the correct material.

Title
Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression
Author / contributors
Choi Ju Won et al
Publisher
Wiley
Publication year
2025
ISSN
2192-8614
ISSN
2192-8614
Language
English

Subjects

Explore related resources through these subjects.

Copied