Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression
Choi Ju Won et al · Wiley · 2025
3-D near-field imaging of guided modes in nanophotonic waveguides
Resource access
Open the content from the main option or choose another available source.
Open access available
Summary
Descripción general del contenido del recurso.
How to cite
Elegí el formato que necesitás y copiá la referencia al portapapeles.
APA 7
al, C. J. W. E. (2025). Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression. https://doi.org/10.1515/nanoph-2025-0481
MLA
al, Choi Ju Won et. "Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression." 2025. https://doi.org/10.1515/nanoph-2025-0481.
Chicago
al, Choi Ju Won et. 2025. "Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression.". https://doi.org/10.1515/nanoph-2025-0481.
Harvard
al, C. J. W. E. 2025, Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression, Wiley, available at: https://doi.org/10.1515/nanoph-2025-0481 [Accessed 7 Aug. 2026].
Resource details
Bibliographic information to help confirm that this is the correct material.
- Title
- Wafer-scale CMOS foundry silicon-on-insulator devices for integrated temporal pulse compression
- Author / contributors
- Choi Ju Won et al
- Publisher
- Wiley
- Publication year
- 2025
- ISSN
- 2192-8614
- ISSN
- 2192-8614
- Language
- English
Subjects
Explore related resources through these subjects.